View DS1094L_2021921.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

general description the DS1094L is a silicon oscillator that generates four multiphase, spread-spectrum, square-wave outputs. frequencies between 2mhz and 31.25khz can be out- put in either two, three, or four-phase mode. the inter- nal master oscillator can be dithered by either 0, 2, 4, or 8% to reduce the amount of peak spectral energy at the fundamental and harmonic clock frequencies. this significantly reduces the amount of electromagnetic interference (emi) radiation that is generated at the sys- tem level. the DS1094L is ideally suited as a clock gen- erator for switched-mode power supplies. the outputs generated by the DS1094L are used by dc-dc circuit- ry to efficiently shift voltages either up or down. the DS1094L can be programmed using the i 2 c-compati- ble, 2-wire serial interface to select the output frequen- cy, number of clock phases, and dither rate, or optionally it can be shipped from the factory custom programmed. applications switch-mode power supplies servers printers automotive telematics and infotainment features ? econoscillator? with two, three, or four phase outputs ? ideally suited as the clock generator for switch- mode power supplies ? output frequencies programmable from 2mhz to 31.25khz ? dithered output significantly reduces emi emissions ? no external timing components required ? nonvolatile (nv) configuration settings ? user-programmable?factory programmed options available ? operating temperature range: -40 c to +85 c DS1094L multiphase spread-spectrum econoscillator ______________________________________________ maxim integrated products 1 out4 out3 gnd 1 2 8 7 scl sda out2 v cc out1 sop top view 3 4 6 5 DS1094L pin configuration ordering information v out v in phase 1 phase 2 phase 3 dc-dc step-down converter out1 out2 out3 out4 gnd scl sda v cc v cc DS1094L r pullup three-phase example with dithered clocks to reduce emi dc-dc step-down converter dc-dc step-down converter t ypical operating circuit rev 1; 5/04 for pricing, delivery, and ordering information, please contact maxim/dallas direct! at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. part temp range pin-package DS1094Lu -40 c to +85 c 8 sop econoscillator is a trademark of dallas semiconductor. i 2 c is a trademark of philips corp. purchase of i 2 c compo- nents of maxim integrated products, inc., or one of its subli- censed associated companies, conveys a license under the philips i 2 c patent rights to use these components in an i 2 c system, provided that the system conforms to the i 2 c standard specification as defined by philips.
DS1094L multiphase spread-spectrum econoscillator 2 _____________________________________________________________________ absolute maximum ratings recommended dc operating conditions (t a = -40? to +85?) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. voltage range on v cc , sda, and scl relative to ground.............................................-0.5v to +6.0v operating temperature range ...........................-40 c to +85 c eeprom programming temperature range .........0 c to +70 c storage temperature range .............................-55 c to +125 c soldering temperature .......................................see ipc/jedec j-std-020a specification parameter symbol conditions min typ max units supply voltage v cc (note 1) 3.0 3.6 v input logic 1 (sda, scl) v ih 0.7 x v cc v cc + 0.3 v input logic 0 (sda, scl) v il -0.3 +0.3 x v cc v dc electrical characteristics (v cc = +3.0 to 3.6v, t a = -40? to +85?, unless otherwise noted.) parameter symbol conditions min typ max units active supply current i cc c l = 15pf per output, sda = scl = v cc 1.4 3 ma high-level output voltage (out1-4) v oh i oh = -4ma; v cc = min 2.4 v low-level output voltage (out1-4) v ol i ol = 3.5ma 0.4 v 3ma sink current 0.4 low-level output voltage (sda) v ol 6ma sink current 0.6 v high-level input current (sda, scl) i ih v ih = v cc +1.0 ? low-level input current (sda, scl) i il v il = 0.0v -1.0 ?
DS1094L multiphase spread-spectrum econoscillator _____________________________________________________________________ 3 ac electrical characteristics (v cc = +3.0v to 3.6v, t a = -40? to +85?, unless otherwise noted.) parameter symbol conditions min typ max units master oscillator frequency f mosc 12 mhz output frequency tolerance ? f out v cc = 3.3v, t a = +25? (note 8) -2.5 +2.5 % voltage frequency variation ? f out t a = +25? (note 2) -0.5 +0.5 % 0 to +70? -1.1 +1.1 temperature frequency variation ? f out v cc = 3.3v (note 2) -40? to +85? -2.5 +1.1 % dac step size -0.75 +0.75 % peak-to-peak jitter (3 ) p1:p0 = 11 (note 3) 8 % load capacitance c l 15 50 pf 2 phase 50 3 phase 33.3 output duty cycle (note 4) 4 phase 50 % power-up time t por + t stab (note 5) 0.1 0.5 ms ac electrical characteristics (see figure 3) (v cc = +3.0v to 3.6v, t a = -40? to +85?, unless otherwise noted. timing referenced to v il(max) and v ih(min) .) parameter symbol conditions min typ max units scl clock frequency f scl (note 6) 0 400 khz bus free time between stop and start conditions t buf 1.3 s hold time (repeated) start condition t hd:sta 0.6 s low period of scl t low 1.3 s high period of scl t high 0.6 s data hold time t hd:dat 0 0.9 s data setup time t su:dat 100 ns start setup time t su:sta 0.6 s sda and scl rise time t r (note 7) 20 + 0.1c b 300 ns sda and scl fall time t f (note 7) 20 + 0.1c b 300 ns stop setup time t su:sto 0.6 s sda and scl capacitive loading c b (note 7) 400 pf eeprom write time t wr 510ms input capacitance c i 5pf
supply current vs. supply voltage f out = 1mhz, 2 mode DS1094L toc01 supply voltage (v) supply current (ma) 3.45 3.30 3.15 0.75 1.00 1.25 1.50 0.50 3.00 3.60 t a = +85 c t a = +25 c t a = -40 c supply current vs. frequency v cc = 3.3v, 2 mode DS1094L toc02 f out (mhz) supply current (ma) 1.00 0.5 1.5 1.0 2.0 2.5 0 0.1 10.00 duty cycle vs. supply voltage f out = 2mhz, 2 mode DS1094L toc03 supply voltage (v) duty cycle (%) 3.45 3.30 3.15 50.25 50.50 50.75 51.00 50.00 3.00 3.60 t a = +85 c t a = +25 c t a = -40 c t ypical operating characteristics (v cc = +3.3v, t a = +25?, unless otherwise noted.) DS1094L multiphase spread-spectrum econoscillator 4 _____________________________________________________________________ nonvolatile memory characteristics (v cc = +3.0v to 3.6v, unless otherwise noted.) parameter symbol conditions min typ max units eeprom writes +70? (note 4) 10,000 note 1: all voltages referenced to ground. note 2: this is the change observed in output frequency due to changes in temperature or voltage. note 3: this is a percentage of the output period. parameter is characterized but not production tested. this can be varied from 2%, 4%, or 8%. note 4: this parameter is guaranteed by design. note 5: this indicates the time between power-up and the outputs becoming active. an on-chip delay is intentionally introduced to allow the oscillator to stabilize. t stab is equivalent to approximately 64 f mosc cycles and, hence, will depend on the pro- grammed clock frequency. note 6: timing shown is for fast-mode (400khz) operation. this device is also backward compatible with i 2 c standard-mode timing. note 7: cb?otal capacitance of one bus line in picofarads. note 8: typical frequency shift due to aging is ?.5%. aging stressing includes level 1 moisture reflow preconditioning (24hr +125? bake, 168hr 85?/85%rh moisture soak, and 3 solder reflow passes +240 +0/-5? peak) followed by 1000hr max v cc biased 125? htol, 1000 temperature cycles at -55c to +125?, and 168hr 121?/2 atm steam/unbiased autoclave.
DS1094L multiphase spread-spectrum econoscillator _____________________________________________________________________ 5 t ypical operating characteristics (continued) (v cc = +3.3v, t a = +25?, unless otherwise noted.) pin description pin name function 1 out1 oscillator output 1 2 out2 oscillator output 2 3v cc positive supply terminal 4 gnd ground 5 out3 oscillator output 3 6 out4 oscillator output 4 7 sda 2-wire serial-interface data input/output 8 scl 2-wire serial-interface clock input duty cycle vs. frequency v cc = 3.3v, +25 c DS1094L toc04 f out (mhz) duty cycle (%) 1.75 1.50 1.25 35 40 45 50 55 30 1.00 2.00 4 3 2 output frequency tolerance v cc = 3.3v, +25 c DS1094L toc05 f out (mhz) error (%) 1.75 1.50 1.25 -1.0 -0.5 0 0.5 -1.5 1.00 2.00 voltage frequency variation DS1094L toc06 supply voltage (v) error (%) 3.5 3.0 3.2 -0.25 0 0.25 0.50 -0.50 3.0 3.6 f out = 1mhz f out = 2mhz f out = 125khz temperature frequency variaton DS1094L toc07 temperature ( c) error (%) 60 35 10 -15 -1.6 -1.2 -0.8 -.04 0 0.4 -2.0 -40 85 f out = 2mhz f out = 1mhz f out = 125khz peak-to-peak jitter vs. f mosc DS1094L toc08 f mosc ( mhz) jitter (%) 1.8 1.6 1.4 1.2 1.0 1.5 2.0 2.5 0.8 1.0 2.0
DS1094L detailed description the DS1094L consists of a master oscillator, prescaler, phase generator, and triangle-wave generator (used to dither the master oscillator), which are all programma- ble using the 2-wire interface and stored in nv memory. master oscillator the master oscillator is responsible for generating the timing (frequency) of the outputs. the master oscillator frequency, f mosc , can be programmed anywhere between 1mhz to 2mhz in 100khz steps. the master oscillator is programmed using the dac register. the four msbs of the dac register are don? cares, while the four lsbs (d3 to d0) are the dac value. the master oscillator frequency is determined using the following equation: f mosc = 1mhz + (dac value x 100khz) valid values for dac are 0 to 10 (dec). dac values greater than 10 exceed the 2mhz limit and are not per- mitted. the master oscillator also determines the spread-spec- trum dither frequency. this is described in the triangle wave generator section. multiphase spread-spectrum econoscillator 6 _____________________________________________________________________ gnd master oscillator 1mhz to 2mhz prescaler divide by 1, 2, 4, or 8 triangle wave generator 2-wire serial interface two/three/ four-phase generator dac prescaler addr d0 d1 d2 d3 x x x x p0 p1 j0 j1 ph0 ph1 d0 d1 a0 a1 a2 wc x x x x v cc v cc scl sda dither rate dither % eeprom write ee command out2 out1 out3 out4 2-wire address bits phase select prescaler setting eeprom write control control registers dac setting f mosc f osc f mosc f mod f out DS1094L functional diagram dac value (dec) dac register f mosc 0 00h 1.0mhz 1 01h 1.1mhz 2 02h 1.2mhz 10 0ah 2.0mhz 11 to 15 0bh to 0fh reserved table 1. master oscillator settings bits p1, p0 divisor f osc = 00 2 0 f mosc /1 01 2 1 f mosc /2 10 2 2 f mosc /4 11 2 3 f mosc /8 table 2. prescaler settings
prescaler the prescaler divides the master oscillator frequency, f mosc , by 1, 2, 4, or 8. the resultant frequency, f osc , is calculated using the following formula: f osc = f mosc / 2 prescaler where prescaler can be 0 to 3. the prescaler is con- figured using bits p1 and p0 in the prescaler regis- ter. valid settings are shown in table 2. the location of bits p1 and p0 in the prescaler register is shown in the control registers section. note that the prescaler register also contains bits controlling other features of the device (dither amount, dither rate, and phase). phase generator the four oscillator outputs (out1 to out4) can be con- figured in either two-phase, three-phase, or four-phase mode. the output waveforms of each mode are illus- trated in figure 1. likewise, the figure also shows a comparison of f out , the duty cycle, and the output phase shifts between the three modes. bits ph1 and ph0 in the prescaler register are used to select the desired mode (see table 3). the location of bits ph1 and ph0 in the prescaler register is shown in the control registers section. triangle wave generator the triangle wave generator is used to dither the mas- ter oscillator frequency, adding spread-spectrum func- tionality to the DS1094L by injecting an offset element into the master oscillator. both the dither amount (%) and dither frequency are programmable. the dither amount is controlled by bits j1 and j0 in the prescaler register. the dither frequency is con- trolled by bits d1 and d0, also in the prescaler reg- ister. the bit settings are shown in table 4 and 5. the location of bits j1, j0, d1, and d0 in the prescaler register is shown in the control registers section. when dither is enabled (by selecting a percentage other than 0%), the master oscillator frequency, f mosc , is dithered between the programmed f mosc and the selected percentage down from the programmed f mosc (see figure 2). for example, if f mosc is pro- grammed to 2mhz (dac register = 0ah) and the dither amount is programmed to 2%, the frequency of f mosc DS1094L multiphase spread-spectrum econoscillator _____________________________________________________________________ 7 bits ph1, ph0 mode 00 two-phase 01 three-phase 10 four-phase 11 reserved table 3. phase generator settings bits j1, j0 dither amount* 00 0% 01 2% 10 4% 11 8% table 4. dither amount settings bits d1, d0 dither frequency 00 f mosc /128 01 f mosc /256 10 f mosc /512 11 f mosc /1024 table 5. dither frequency settings out1 out2 out3 out4 out1 out2 out3 out4 out1 out2 out3 out4 f osc two-phase three-phase four-phase 50% duty cycle 50% duty cycle 33% duty cycle 120 degrees out of phase 180 degrees 90 degrees out of phase f out = f osc out of phase f out = f osc / 3 f out = f osc / 4 figure 1. DS1094L output waveforms time 1 dither freq. programmed f mosc programmed f mosc - (2, 4, or 8% of f mosc ) dither amount (2, 4, or 8%) if dither amount = 0% f mosc figure 2. DS1094L dither waveform * the frequency is dithered down from the programmed value of f mosc .
DS1094L will dither between 2mhz and 1.96mhz at a modulation frequency determined by the selected dither frequen- cy. continuing with the same example, if d1 and d0 both equal zero, selecting f mosc /128, then the dither frequency would be 15.625khz. 2-wire slave address the 2-wire serial interface is used to read and write the control registers of the DS1094L. the default slave address of the DS1094L is b0h (see figure 4). using the 3 address bits (a2, a1, and a0) in the addr regis- ter, the slave address can be changed to allow as many as eight DS1094Ls reside on the same 2-wire bus or to simply prevent address conflicts with other 2- wire devices. the location of the address bits within the addr register is shown in the control registers sec- tion. a detailed description of the 2-wire interface is found in the 2-wire serial interface description section. eeprom write control since eeprom does have a limited number of lifetime write cycles (specified in the nonvolatile memory characteristics electrical table), it is possible to configure the DS1094L to prevent eeprom wear out and eliminate the eeprom write cycle time by using the wc bit in the addr register. when the wc bit is 0 (default), register writes are automatically written into eeprom. the write ee command is not needed. however, if wc = 1, then register writes are stored in sram and only written to eeprom when the user sends the write ee command. if power to the device is cycled, the last value stored in eeprom is recalled. the time required to store the values is one eeprom write cycle time. wc = 1 is ideal for applications that frequently modify the frequency/registers. regardless of the value of the wc bit, the value of the addr register is always written immediately to eep- rom. control registers the DS1094L control registers are used to program the frequency and features of the device. table 6 lists the DS1094L? control registers and illustrates bit locations as well as other valuable information. the memory address of each register is shown in the address col- umn. the factory default values programmed into eep- rom are shown in the default column. refer to the corresponding sections to determine what values to write to the registers. prescaler (02h) d1, d0 selects the dither frequency. refer to table 5. ph1, ph0 determines whether the two-phase, three- phase, or four-phase mode is selected. refer to table 3. j1, j0 selects the dither amount. refer to table 4. p1, p0 determines the prescaler value. refer to table 2. dac (08h) d3 to d0 this four-bit value determines the master oscil- lator frequency, f mosc . refer to table 1 and the master oscillator section for a detailed information on calculating the dac value. addr (0dh) wc the eeprom write control bit determines if writes to control registers are automatically backed up in nv memory (eeprom) or whether a write ee command is required to write to nv memory. see the eeprom write control section for more information. a2 to a0 this three-bit value determines the 2-wire slave address. write ee command (3fh) this command can be used when the wc bit = 1 (see explanation in the eeprom write control section) to transfer registers internally from sram to eeprom. the time required to store the values is one eeprom write cycle time. this command is not needed if wc = 0. multiphase spread-spectrum econoscillator 8 _____________________________________________________________________ binary register address msb lsb default access prescaler 02h d1 d0 ph1 ph0 j1 j0 p1 p0 11001101b r/ w dac 08h x 1 x 1 x 1 x 1 d3 d2 d1 d0 xxxx0000b r/ w addr 0dh x 1 x 1 x 1 x 1 wc a2 a1 a0 xxxx0000b r/ w w w table 6. control registers x = don? care x 1 = don? care, reads as 1
2-wire serial interface description definitions the following terminology is commonly used to describe 2-wire data transfers. master device: the master device controls the slave devices on the bus. the master device generates scl clock pulses, start, and stop conditions. slave devices: slave devices send and receive data at the master? request. bus idle or not busy: time between stop and start conditions when both sda and scl are inactive and in their logic high states. when the bus is idle it often initi- ates a low-power mode for slave devices. start condition: a start condition is generated by the master to initiate a new data transfer with a slave. transitioning sda from high to low while scl remains high generates a start condition. see the timing dia- gram for applicable timing. stop condition: a stop condition is generated by the master to end a data transfer with a slave. transitioning sda from low to high while scl remains high gener- ates a stop condition. see the timing diagram for applicable timing. repeated start condition: the master can use a repeated start condition at the end of one data transfer to indicate that it will immediately initiate a new data transfer following the current one. repeated starts are commonly used during read operations to identify a specific memory address to begin a data transfer. a repeated start condition is issued identically to a nor- mal start condition. see the timing diagram for applica- ble timing. bit write: transitions of sda must occur during the low state of scl. the data on sda must remain valid and unchanged during the entire high pulse of scl plus the setup and hold time requirements (see figure 3). data is shifted into the device during the rising edge of the scl. bit read: at the end of a write operation, the master must release the sda bus line for the proper amount of setup time (see figure 3) before the next rising edge of scl during a bit read. the device shifts out each bit of data on sda at the falling edge of the previous scl pulse, and the data bit is valid at the rising edge of the current scl pulse. remember that the master gener- ates all scl clock pulses including when it is reading bits from the slave. acknowledgement (ack and nack): an acknowledgement (ack) or not acknowledge (nack) is always the 9th bit transmitted during a byte transfer. the device receiving data (the master during a read or the slave during a write operation) performs an ack by transmitting a zero during the 9th bit. a device performs a nack by transmitting a one during the 9th bit. timing (figure 3) for the ack and nack is identical to all other bit writes. an ack is the acknowledgement that the device is properly receiving data. a nack is used to ter- minate a read sequence or as an indication that the device is not receiving data. byte write: a byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgement from the slave to the master. the 8 bits transmitted by the master are done according to the bit write definition, and the acknowledgement is read using the bit read definition. byte read: a byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ack or nack from the master to the slave. the 8 bits of information DS1094L multiphase spread-spectrum econoscillator _____________________________________________________________________ 9 sda scl t hd:sta t low t high t r t f t buf t hd:dat t su:dat repeated start t su:sta t hd:sta t su:sto t sp stop note: timing is referenced to v il(max) and v ih(min) . start figure 3. 2-wire timing diagram
DS1094L that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition above, and the master transmits an ack using the bit write definition to receive additional data bytes. the master must nack the last byte read to ter- minate communication so the slave will return control of sda to the master. slave address byte: the slave address byte consists of a 7-bit slave address followed by the r/ w bit (see figure 4). the slave address is the most significant 7 bits and the r/ w bit is the least significant bit. the 3 address bits in the slave address (a2 to a0) permit a maximum of eight DS1094Ls to share the same 2-wire bus. each slave on the 2-wire bus has a unique slave address, which is used by the master to select which slave it wishes to communicate with. following a start condition, all slaves on the 2-wire bus await the slave address byte from the master. each slave compares its own slave address with the slave address sent from the master. if the slave address matches, the slave acknowledges and continues communication with the master (based on the r/ w bit). otherwise, if the slave address does not match, the slave ignores communica- tion until the next start condition. when the r/ w bit is zero, the master writes data to the specified slave. when the r/ w is one, the master reads data from the specified slave. memory address: during a 2-wire write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data. the memory address is always the second byte trans- mitted during a write operation following the slave address byte (r/ w = 0). 2-wire communication writing a single byte to a slave: the master must generate a start condition, write the slave address byte (with r/ w = 0), write the memory address, write the byte of data, and generate a stop condition. the master must read the slave? acknowledgement following each byte write. acknowledge polling: any time eeprom is written, the eeprom write time (t w ) is required following the stop condition to write to eeprom. during the eep- rom write time, the DS1094L will not acknowledge its slave address because it is busy. it is possible to take advantage of this phenomenon by repeatedly address- ing the DS1094L until it finally acknowledges its slave address. the alternative to acknowledge polling is to wait for maximum period of t w to elapse before attempting to write to eeprom again. reading a single byte from a slave: a dummy write cycle is used to read a particular register. to do this the master generates a start condition, writes the slave address byte (with r/ w = 0), writes the memory address of the desired register to read, generates a repeated start condition, writes the slave address byte (with r/ w = 1), reads the register and follows with a nack (since only one byte is read), and generates a stop condition. see figure 5 for examples of reading DS1094L registers. application information sda and scl pullup resistors sda is an open-collector output and requires a pullup resistor to realize high logic levels. because the DS1094L does not utilize clock cycle stretching, a mas- ter using either an open-collector output with a pullup resistor or cmos output driver (push-pull) can be uti- lized for scl. pullup resistor values should be chosen to ensure that the rise and fall times listed in the ac electrical characteristics are within specification. stand-alone operation if the DS1094L is used stand-alone (without a 2-wire master), sda and scl should not be left unconnected, or floating. it is recommended that pullup resistors be used on both sda and scl to prevent the pins from floating to unknown voltages and transitions. likewise, pullups are recommended over tying sda and scl directly to v cc to allow future programmability. power-supply decoupling to achieve best results, it is highly recommended that a decoupling capacitor is used on the ic power supply pins. typical values of decoupling capacitors are 0.01? and 0.1?. use high-quality, ceramic, surface- mount capacitors. mount the capacitors as close as possible to the v cc and gnd pins of the ic to minimize lead inductance. multiphase spread-spectrum econoscillator 10 ____________________________________________________________________ r/w a0* a1* a2* 1 1 0 1 msb lsb *these bits must match the corresponding bits in the addr register. 7-bit slave address read/write bit figure 4. slave address byte
DS1094L multiphase spread-spectrum econoscillator maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ____________________ 11 2004 maxim integrated products printed usa is a registered trademark of maxim integrated products. dallas is a registered trademark of dallas semiconductor corporation. chip topology transistor count: 7987 substrate connected to: ground package information for the latest package outline information, go to www.maxim-ic.com/dallaspackinfo . slave address start 1 0 1 1 a2* a1* a0* r/w slave ack slave ack slave ack slave ack slave ack slave ack slave ack slave ack slave ack slave ack slave ack slave ack slave ack slave ack msb lsb b7 b6 b5 b4 b3 b2 b1 b0 msb lsb read/ write command/register address b7 b6 b5 b4 b3 b2 b1 b0 msb lsb data stop a) single byte write -write dac register to 0ah c) single byte write -write prescaler register to cdh b) single byte read -read dac register d) write ee command - needed only if wc = 1 typical 2-wire write transaction start stop 10 110000 00111 111 b0h 3fh start repeated start b1h master nack stop 10 110000 00001 000 b0h 08h 10110 001 start 1 0 1 1 0 000 00001 000 b0h 08h stop dac value start 1 0 1 1 0 000 00000 010 b0h 02h stop data cdh 0ah example 2-wire transactions (when a0, a1, and a2 are zero) * the address determined by a0, a1, and a2 must match the address set in the addr register. 00001 010 11001 101 figure 5. 2-wire communication examples

▲Up To Search▲

Price & Availability of DS1094L

	To Download DS1094L Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .